Logic Synthesis and SOC Prototyping
RTL Design using VHDL
This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.
| Autor: | Taraate, Vaibbhav |
|---|---|
| ISBN: | 9789811513169 |
| Sprache: | Englisch |
| Seitenzahl: | 251 |
| Produktart: | Kartoniert / Broschiert |
| Verlag: | Springer Singapore |
| Veröffentlicht: | 30.01.2021 |
| Untertitel: | RTL Design using VHDL |
| Schlagworte: | ASIC Prototyping Embedded Systems FPGA SOC STA Synthesis VHDL |
Anmelden
Das könnte Sie auch interessieren
Verwandte Artikel
